You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Catalin Marinas 90303b1023 [ARM] 3256/1: Make the function-returning ldm's use sp as the base register ... Patch from Catalin Marinas If the low interrupt latency mode is enabled for the CPU (from ARMv6 onwards), the ldm/stm instructions are no longer atomic. An ldm instruction restoring the sp and pc registers can be interrupted immediately after sp was updated but before the pc. If this happens, the CPU restores the base register to the value before the ldm instruction but if the base register is not sp, the interrupt routine will corrupt the stack and the restarted ldm instruction will load garbage. Note that future ARM cores might always run in the low interrupt latency mode. Signed-off-by: Catalin Marinas <catalin.marinas@arm.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>		19 years ago
..
alpha	…
arm	[ARM] 3256/1: Make the function-returning ldm's use sp as the base register	19 years ago
arm26	…
cris	…
frv	…
h8300	…
i386	…
ia64	…
m32r	…
m68k	…
m68knommu	…
mips	…
parisc	…
powerpc	…
ppc	…
s390	…
sh	…
sh64	…
sparc	…
sparc64	…
um	…
v850	…
x86_64	…
xtensa	…