b4672d3729
MIPS: Introduce machinery for testing for MIPSxxR1/2.
...
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
e7958bb90d
MIPS: Rename MIPS_CPU_ISA_M{32,64} -> MIPS_CPU_ISA_M{32,64}R1.
...
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
8b36612a23
[MIPS] R10000 and R12000 need to set MIPS_CPU_4K_CACHE ...
...
... because they have R4000-style caches.
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
93ce2f524e
Add support for SB1A CPU.
...
Signed-Off-By: Andy Isaacson <adi@broadcom.com>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
d121ced21d
Sibyte fixes
...
Fix typo in cpu_probe_sibyte.
Signed-Off-By: Andy Isaacson <adi@broadcom.com>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
8afcb5d829
Detect 4KSD and treat it like 4KSc.
...
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
02cf211968
Cleanup the mess in cpu_cache_init.
...
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
075e7502d9
R4600 has 32 FPRs.
...
Signed-off-by: Thiemo Seufer <ths@networkno.de>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
bdf21b18b4
Philips PNX8550 support: MIPS32-like core with 2 Trimedias on it.
...
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
8f40611d2b
Detect the MIPS R2 vectored interrupt, external interrupt controller
...
options and the precense of the MT ASE.
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
55d04dff0f
New kernel option nowait allows disabling the use of the wait instruction.
...
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
bbc7f22f6d
Detect the 34K.
...
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
d5b6f1db5d
For MIPS32/MIPS64 cp0.config.mt == 1 implies a standard (R4k-style)
...
TLB, so no need to set it separately for each implementation.
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
e50c0a8fa6
Support the MIPS32 / MIPS64 DSP ASE.
...
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
10f650db1b
64-bit fixes for Alchemy code ;)
...
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
b382fe8483
No point in checking cpu_has_tlb before we've computed the CPU options.
...
So for now we just unconditionally set the option - Linux wouldn't
work without a TLB anyway.
Setting MIPS_CPU_4KTLB was missing for Alchemy and Sandcraft, add that
back.
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
4194318c39
Cleanup decoding of MIPSxx config registers.
...
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
f03da6e28e
Fix BogoMIPS display on UP and some minor cosmetical things.
...
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
2b07bd0235
Detect the 4KEcR2 and for now detect handle it like the 4KEc.
...
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
fe359bf584
Fixed buglet with previous patch that broke non au1x builds.
...
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
494900af68
Remove CONFIG_PM dependency from au1x wait in cpu_probe.
...
Additional work necessary to completely remove that config option.
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
e3ad1c23ba
Base Au1200 2.6 support.
...
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
19 years ago
ab1418a316
[PATCH] more vr4181 removal
...
Signed-off-by: Adrian Bunk <bunk@stusta.de>
Cc: Yoichi Yuasa <yuasa@hh.iij4u.or.jp>
Signed-off-by: Andrew Morton <akpm@osdl.org>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
20 years ago
1da177e4c3
Linux-2.6.12-rc2
...
Initial git repository build. I'm not bothering with the full history,
even though we have it. We can create a separate "historical" git
archive of that later if we want to, and in the meantime it's about
3.2GB when imported into git - space that would just make the early
git days unnecessarily complicated, when we don't have a lot of good
infrastructure for it.
Let it rip!
20 years ago
Ralf Baechle