You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
25 lines
803 B
25 lines
803 B
20 years ago
|
#ifndef AGP_H
|
||
|
|
#define AGP_H 1
|
||
|
|
|
||
|
|
#include <asm/pgtable.h>
|
||
|
|
#include <asm/cacheflush.h>
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Functions to keep the agpgart mappings coherent with the MMU.
|
||
|
|
* The GART gives the CPU a physical alias of pages in memory. The alias region is
|
||
|
|
* mapped uncacheable. Make sure there are no conflicting mappings
|
||
|
|
* with different cachability attributes for the same page. This avoids
|
||
|
|
* data corruption on some CPUs.
|
||
|
|
*/
|
||
|
|
|
||
|
|
int map_page_into_agp(struct page *page);
|
||
|
|
int unmap_page_from_agp(struct page *page);
|
||
|
|
#define flush_agp_mappings() global_flush_tlb()
|
||
|
|
|
||
|
|
/* Could use CLFLUSH here if the cpu supports it. But then it would
|
||
|
|
need to be called for each cacheline of the whole page so it may not be
|
||
|
|
worth it. Would need a page for it. */
|
||
|
|
#define flush_agp_cache() asm volatile("wbinvd":::"memory")
|
||
|
|
|
||
|
|
#endif
|