blackfin architecture
This adds support for the Analog Devices Blackfin processor architecture, and
currently supports the BF533, BF532, BF531, BF537, BF536, BF534, and BF561
(Dual Core) devices, with a variety of development platforms including those
avaliable from Analog Devices (BF533-EZKit, BF533-STAMP, BF537-STAMP,
BF561-EZKIT), and Bluetechnix! Tinyboards.
The Blackfin architecture was jointly developed by Intel and Analog Devices
Inc. (ADI) as the Micro Signal Architecture (MSA) core and introduced it in
December of 2000. Since then ADI has put this core into its Blackfin
processor family of devices. The Blackfin core has the advantages of a clean,
orthogonal,RISC-like microprocessor instruction set. It combines a dual-MAC
(Multiply/Accumulate), state-of-the-art signal processing engine and
single-instruction, multiple-data (SIMD) multimedia capabilities into a single
instruction-set architecture.
The Blackfin architecture, including the instruction set, is described by the
ADSP-BF53x/BF56x Blackfin Processor Programming Reference
http://blackfin.uclinux.org/gf/download/frsrelease/29/2549/Blackfin_PRM.pdf
The Blackfin processor is already supported by major releases of gcc, and
there are binary and source rpms/tarballs for many architectures at:
http://blackfin.uclinux.org/gf/project/toolchain/frs There is complete
documentation, including "getting started" guides available at:
http://docs.blackfin.uclinux.org/ which provides links to the sources and
patches you will need in order to set up a cross-compiling environment for
bfin-linux-uclibc
This patch, as well as the other patches (toolchain, distribution,
uClibc) are actively supported by Analog Devices Inc, at:
http://blackfin.uclinux.org/
We have tested this on LTP, and our test plan (including pass/fails) can
be found at:
http://docs.blackfin.uclinux.org/doku.php?id=testing_the_linux_kernel
[m.kozlowski@tuxland.pl: balance parenthesis in blackfin header files]
Signed-off-by: Bryan Wu <bryan.wu@analog.com>
Signed-off-by: Mariusz Kozlowski <m.kozlowski@tuxland.pl>
Signed-off-by: Aubrey Li <aubrey.li@analog.com>
Signed-off-by: Jie Zhang <jie.zhang@analog.com>
Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
18 years ago
|
|
|
#ifndef __BFIN_TERMIOS_H__
|
|
|
|
#define __BFIN_TERMIOS_H__
|
|
|
|
|
|
|
|
#include <asm/termbits.h>
|
|
|
|
#include <asm/ioctls.h>
|
|
|
|
|
|
|
|
struct winsize {
|
|
|
|
unsigned short ws_row;
|
|
|
|
unsigned short ws_col;
|
|
|
|
unsigned short ws_xpixel;
|
|
|
|
unsigned short ws_ypixel;
|
|
|
|
};
|
|
|
|
|
|
|
|
#define NCC 8
|
|
|
|
struct termio {
|
|
|
|
unsigned short c_iflag; /* input mode flags */
|
|
|
|
unsigned short c_oflag; /* output mode flags */
|
|
|
|
unsigned short c_cflag; /* control mode flags */
|
|
|
|
unsigned short c_lflag; /* local mode flags */
|
|
|
|
unsigned char c_line; /* line discipline */
|
|
|
|
unsigned char c_cc[NCC]; /* control characters */
|
|
|
|
};
|
|
|
|
|
|
|
|
/* modem lines */
|
|
|
|
#define TIOCM_LE 0x001
|
|
|
|
#define TIOCM_DTR 0x002
|
|
|
|
#define TIOCM_RTS 0x004
|
|
|
|
#define TIOCM_ST 0x008
|
|
|
|
#define TIOCM_SR 0x010
|
|
|
|
#define TIOCM_CTS 0x020
|
|
|
|
#define TIOCM_CAR 0x040
|
|
|
|
#define TIOCM_RNG 0x080
|
|
|
|
#define TIOCM_DSR 0x100
|
|
|
|
#define TIOCM_CD TIOCM_CAR
|
|
|
|
#define TIOCM_RI TIOCM_RNG
|
|
|
|
#define TIOCM_OUT1 0x2000
|
|
|
|
#define TIOCM_OUT2 0x4000
|
|
|
|
#define TIOCM_LOOP 0x8000
|
|
|
|
|
|
|
|
/* ioctl (fd, TIOCSERGETLSR, &result) where result may be as below */
|
|
|
|
|
|
|
|
#ifdef __KERNEL__
|
|
|
|
|
|
|
|
/* intr=^C quit=^\ erase=del kill=^U
|
|
|
|
eof=^D vtime=\0 vmin=\1 sxtc=\0
|
|
|
|
start=^Q stop=^S susp=^Z eol=\0
|
|
|
|
reprint=^R discard=^U werase=^W lnext=^V
|
|
|
|
eol2=\0
|
|
|
|
*/
|
|
|
|
#define INIT_C_CC "\003\034\177\025\004\0\1\0\021\023\032\0\022\017\027\026\0"
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Translate a "termio" structure into a "termios". Ugh.
|
|
|
|
*/
|
|
|
|
#define SET_LOW_TERMIOS_BITS(termios, termio, x) { \
|
|
|
|
unsigned short __tmp; \
|
|
|
|
get_user(__tmp,&(termio)->x); \
|
|
|
|
*(unsigned short *) &(termios)->x = __tmp; \
|
|
|
|
}
|
|
|
|
|
|
|
|
#define user_termio_to_kernel_termios(termios, termio) \
|
|
|
|
({ \
|
|
|
|
SET_LOW_TERMIOS_BITS(termios, termio, c_iflag); \
|
|
|
|
SET_LOW_TERMIOS_BITS(termios, termio, c_oflag); \
|
|
|
|
SET_LOW_TERMIOS_BITS(termios, termio, c_cflag); \
|
|
|
|
SET_LOW_TERMIOS_BITS(termios, termio, c_lflag); \
|
|
|
|
copy_from_user((termios)->c_cc, (termio)->c_cc, NCC); \
|
|
|
|
})
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Translate a "termios" structure into a "termio". Ugh.
|
|
|
|
*/
|
|
|
|
#define kernel_termios_to_user_termio(termio, termios) \
|
|
|
|
({ \
|
|
|
|
put_user((termios)->c_iflag, &(termio)->c_iflag); \
|
|
|
|
put_user((termios)->c_oflag, &(termio)->c_oflag); \
|
|
|
|
put_user((termios)->c_cflag, &(termio)->c_cflag); \
|
|
|
|
put_user((termios)->c_lflag, &(termio)->c_lflag); \
|
|
|
|
put_user((termios)->c_line, &(termio)->c_line); \
|
|
|
|
copy_to_user((termio)->c_cc, (termios)->c_cc, NCC); \
|
|
|
|
})
|
|
|
|
|
|
|
|
#define user_termios_to_kernel_termios(k, u) \
|
|
|
|
copy_from_user(k, u, sizeof(struct termios2))
|
|
|
|
#define kernel_termios_to_user_termios(u, k) \
|
|
|
|
copy_to_user(u, k, sizeof(struct termios2))
|
|
|
|
#define user_termios_to_kernel_termios_1(k, u) \
|
|
|
|
copy_from_user(k, u, sizeof(struct termios))
|
|
|
|
#define kernel_termios_to_user_termios_1(u, k) \
|
|
|
|
copy_to_user(u, k, sizeof(struct termios))
|
blackfin architecture
This adds support for the Analog Devices Blackfin processor architecture, and
currently supports the BF533, BF532, BF531, BF537, BF536, BF534, and BF561
(Dual Core) devices, with a variety of development platforms including those
avaliable from Analog Devices (BF533-EZKit, BF533-STAMP, BF537-STAMP,
BF561-EZKIT), and Bluetechnix! Tinyboards.
The Blackfin architecture was jointly developed by Intel and Analog Devices
Inc. (ADI) as the Micro Signal Architecture (MSA) core and introduced it in
December of 2000. Since then ADI has put this core into its Blackfin
processor family of devices. The Blackfin core has the advantages of a clean,
orthogonal,RISC-like microprocessor instruction set. It combines a dual-MAC
(Multiply/Accumulate), state-of-the-art signal processing engine and
single-instruction, multiple-data (SIMD) multimedia capabilities into a single
instruction-set architecture.
The Blackfin architecture, including the instruction set, is described by the
ADSP-BF53x/BF56x Blackfin Processor Programming Reference
http://blackfin.uclinux.org/gf/download/frsrelease/29/2549/Blackfin_PRM.pdf
The Blackfin processor is already supported by major releases of gcc, and
there are binary and source rpms/tarballs for many architectures at:
http://blackfin.uclinux.org/gf/project/toolchain/frs There is complete
documentation, including "getting started" guides available at:
http://docs.blackfin.uclinux.org/ which provides links to the sources and
patches you will need in order to set up a cross-compiling environment for
bfin-linux-uclibc
This patch, as well as the other patches (toolchain, distribution,
uClibc) are actively supported by Analog Devices Inc, at:
http://blackfin.uclinux.org/
We have tested this on LTP, and our test plan (including pass/fails) can
be found at:
http://docs.blackfin.uclinux.org/doku.php?id=testing_the_linux_kernel
[m.kozlowski@tuxland.pl: balance parenthesis in blackfin header files]
Signed-off-by: Bryan Wu <bryan.wu@analog.com>
Signed-off-by: Mariusz Kozlowski <m.kozlowski@tuxland.pl>
Signed-off-by: Aubrey Li <aubrey.li@analog.com>
Signed-off-by: Jie Zhang <jie.zhang@analog.com>
Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
18 years ago
|
|
|
|
|
|
|
#endif /* __KERNEL__ */
|
|
|
|
|
|
|
|
#endif /* __BFIN_TERMIOS_H__ */
|